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Abstract
Measurement-based feedback control is central in quantum computing and precise quantum
control. Here we realize a fast and flexible field-programmable-gate-array-based feedback control
in a superconducting Xmon qubit system. The latency of room-temperature electronics is custom
optimized to be as short as 140 ns. Projective measurement of a signal qubit produces a feedback
tag to actuate a conditional pulse gate to the qubit. In a feed-forward process, the measurement-
based feedback tag is brought to a different target qubit for a conditional control. In a two-qubit
experiment, the feedback and feed-forward controls are simultaneously actuated in consecutive
steps. A quantum number is then generated by the signal qubit, and a random walk of the target
qubit is correspondingly triggered and realized on the Bloch sphere. Our experiment provides a
conceptually simple and intuitive benchmark for the feedback control in a multi-qubit system. The
feedback system can be further scaled up for more complex feedback control experiments.
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I. INTRODUCTION
Quantum feedback is an important element to realize fault-tolerant quantum computation
in a complex multi-qubit system [1]. Quantum feedback is defined as a conditional action
back to the quantum system, based on the result of quantum state measurement of qubits in
the original system [2, 3]. Quantum error correction depends on repeated measurements of
qubit state and the feedback control to correct the error in a redundant quantum system [1].
The superconducting qubit system is a promising platform to develop the quantum feed-
back and quantum error correction [4]. Although an autonomous or coherent feedback can
be realized without any external logical decision hardware [5–9], the measurement-based
feedback control is a natural choice to provide feedback to the quantum system [10–21],
with the controller itself a classical instrument.
In different measurment-based feedback control protocols, both analog feedback and dig-
ital feedback systems have been developed [10–21]. The analog feedback is often based on
partial measurements and acts to the qubit with continuous parameter [10, 15]. The digital
feedback based on projective measurement is very flexible and can be directly applied to
multi-qubit protocols. A relative fast digital feedback control [17, 19–21] is promising for
the future complex applications [22–25]. For this digital feedback control, different combi-
nations have been made to be compatible with the requirement of experiment. For example,
a commercial field-programmable-gate-array (FPGA) based card (Nallatech BenADDA-V4)
is combined with an arbitrary waveform generator (AWG) to control the qubit system [19].
In quantum error correction experiments [16, 20], commercial FPGA boards (Innovative
X6-1000M) are applied for both the signal detection and the waveform generation.
For maximum flexibility, we custom design and make a fast feedback control system in
a multi-qubit framework, following a previous multi-board architecture [26]. We choose
a relatively advanced FPGA chip (Xilinx Kintex-7) for all the boards, and design each
board either as a measure board or as a control board. The separation of measure and
control boards helps to make full use of hardware resources. The latency of each board and
the network latency of multi-boards are optimized in the design (see Appendix C). With
measurement and analysis, the feedback latency of room-temperature electronics is estimated
to be as short as 140 ns. Although in our current status the delay of feedback loop is mainly
limited by the relatively long measurement pulse, the short latency of electronics will speed
2
up the whole process when a Purcell filter is included for a fast measurement [4, 27, 28].
In the custom FPGA-based multi-boards, the board programming model is also critical
for a complex multi-qubit feedback experiment [17, 23]. We define the measure/control
instructions set architecture (ISA) for the measure/control board (see Appendix D). Each
control instruction directs the board to read its waveform from memory and stream data
to the D/A converters. Each measure instruction directs the board receiving data from
the A/D converters and mix it with the reference waveform from memory. The execution
of multiple instructions is synchronous in multiple boards and inter-coupled through the
feedback network.
Different benchmarks of the feedback control have been designed and presented previ-
ously [10, 11, 13, 14, 21]. The feedback control in our system is all based on a high-fidelity
projective measurement of the superconducting qubit. The function of feedback is initially
proved by a reset experiment, in which a single qubit is reset to the ground state with
a feedback-reset-gate [11]. The qubit is further prepared by the feedback to an arbitrary
known state on the Bloch sphere [14], with the superposition state (|0〉+ |1〉)/√2 as an ex-
ample. For both single-qubit experiments, the feedback control can be applied consecutively
for multiple times, which enables a high-fidelity qubit reset and a repeated preparation of a
known qubit state.
The feedback control in a multi-qubit system is often applied to measure the parity of
entangled qubits to create tag for following conditional gates [12, 21]. We design a simple
and intuitive two-qubit experiment by choosing a signal qubit and a target qubit. The
signal qubit is measured to produce a tag, which can be either sent to the signal qubit to
create a feedback control or sent to the target qubit to create a feed-forward control. When
the feedback and feed-forward control simultaneously take effect, specified functions can be
realized. In a random walk experiment, the signal qubit is repeatedly prepared at the state
(|0〉+ |1〉)/√2 and creates a series of tags by the feedback, functioning as a random number
generator (0 or 1). Depending on the tag of each step, the target qubit is actuated to rotate
clockwise or anticlockwise with a designated angle. The simultaneous feed-forward control
thus leads to a random walk of the target qubit on the Bloch sphere. We present measured
results for a random walk with one step, two steps and three steps. Numerical simulation
with master equation is applied to analyze the rotation angle of target qubit in each path of
the random walk (see Appendix E). The simulation result indicates that the qubit relaxation
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and dephasing induce the experimentally observed deviation of the rotation angle away from
ideal values.
The realization of qubit random walk experiment proves that our multi-board control
system is very appropriate for such complex quantum feedback task. The custom system
integrates both signal detection and the waveform generation, enabling the optimization of
hardware resources and integrated feedback latency. With the same hardware and ISA, the
system can be further scaled up to support feedback/feed-forward experiments with multiple
signal qubits and multiple target qubits.
II. EXPERIMENTAL SYSTEM INCLUDING THE FEEDBACK CONTROL
A superconducting Xmon qubit [29] sample was fabricated on a silicon substrate. The
substrate was initially immersed in buffered hydrofluoric acid to remove native oxide. Af-
terwards it was loaded into an electron beam evaporator, and deposited with an aluminum
film. The resonator and control-line structure in the sample were patterned in a stepper and
dry-etched with BCl3/Cl2 in an inductively coupled plasma etcher. The Josephson junction
structure was patterned by an electron beam lithography and constructed by the aluminum
double-angle evaporation. A ‘bandage’ electrical contact was also included in the junction
fabrication [30].
A schematic diagram of the experimental setup is shown in Fig. 1(a). The qubit chip
is mounted in a dilution refrigerator (DR) at a base temperature of 10 mK. Through some
cryogenic filters and amplifiers, input and output lines of the qubit system are connected
to corresponding room-temperature electronics. We mainly list three FPGA-based boards,
which are key elements in the feedback loop to measure, control and provide feedback signal
to the superconducting qubit system.
Two Xmon qubits QA and QB are utilized in the following feedback experiment. They are
physically separated by three qubits in a linear array of capacitively-coupled qubits, with the
similar qubit and chip described before [31–33]. Two Xmon qubits are both biased at the
sweet point [34] with a fixed operation frequency of ωqA/2pi = 5.050 GHz and ωqB/2pi = 5.079
GHz, respectively. The energy relaxation time T1 are 16 µs and 19 µs, and the pure dephasing
time T ∗2 are 20 µs and 33 µs for QA and QB, respectively. The qubit state is readout by a
dispersive method through a coupled readout resonator. The resonator bare frequencies are
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ωrA/2pi = 6.521 GHz and ωrB/2pi = 6.438 GHz for QA and QB, respectively. In the dispersive
readout, a shaped readout pulse is sent through the readout line, and encode a qubit-state-
dependent dispersive shift of the readout resonator. The readout signal is then amplified by
a low-temperature Josephson parametric amplifier (JPA) [35] and a high electron mobility
transistor (HEMT). The amplified signal finally goes into room temperature electronics for
a data collection and analysis.
The first FPGA board (BD1) is specially designed for the function of qubit-state readout,
called a measure board. With the FPGA algorithm, two digital-to-analog-converters (DACs)
output shaped pulses with a carrier frequency smaller than the DAC Nyquist frequency of
500 MHz. They are sent out to an IQ mixer as two quadratures of voltage, I(t) and Q(t).
A microwave source provides a local oscillator (LO) signal (f = 6.475 GHz) for the IQ
mixer, which is modulated by the IQ quadratures to generate a readout signal with variable
frequency, phase and amplitude [4]. For the detection of returned signal, another IQ mixer
mixes down the signal to two IQ quadratures, which are further digitized by two analog-to-
digital-converters (ADCs) in BD1. With a demodulation processing (see Appendix C), the
readout result is represented as data points in a two-dimensional plane spanned by I and Q.
In our experiment, the readout pulse has a quick initial overshoot and a following sustain
part [28, 36]. The readout pulse is applied for a projective measurement, in which the qubit
is projected to the ground |0〉 or excited |1〉 state with probabilities determined by the final
qubit state before measurement. With a 800 ns long readout pulse and a repetition of the
same measurement for many times (Ctot = 1× 104), a typical distribution of readout result
for QB is shown in the IQ plane in Fig. 1(b). The blue and red dots represent result for
the ground |0〉 and excited |1〉 state, respectively. They are observed to be two separated
humps of data points. The distribution of each hump can be fitted with a Gaussian function,
from which a center of the hump can be determined. A line symmetrically intersecting the
connection line of two centers can be chosen as a threshold to separate two qubit states. By
adjusting the initial phase of the readout pulse, the connection line of two hump centers can
be intentionally rotated to be horizontal in the IQ plane. Then the threshold is the voltage
I of the midpoint between two centers. The threshold I value has been shifted to 0 in the
shown figure.
The number of data points is integrated with respect to the Q axis and the histogram of
I is shown in Fig. 1(c). For the ground state |0〉, the main Gaussian hump is on the right
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FIG. 1. (a) Schematic diagram of the experimental system. Three customized FPGA-based
boards are main control electronics of the feedback loop. The board BD1 contains 1 FPGA mother
board and 2 DAC/ADC daughter cards. The FPGA mother board reads experimental instructions,
fetches the measure pulse preloaded at the block random access memory (BRAM), and streams
it to the DAC card. The measure pulse at base-band (< 500 MHz) is up-converted to the carrier
frequency using an analog IQ mixer and a microwave signal (LO1). Another IQ mixer down-
converts the returned measure pulse to the base-band, and the ADC card digitize the IQ signals.
The digital IQ signals are further processed by the demodulation logic and state determination
logic. The feedback transmit (TX) logic encapsulates the measurement result (0 or 1) to create a
feedback tag, which is broadcasted to other boards. The boards BD2 and BD3 receive the feedback
tag and accordingly generate the conditional qubit control pulse. (b) With QB initialized in the
ground state |0〉 (blue) or excited state |1〉 (red), the measured results are displayed in the IQ
plane with blue or red points, respectively. (c) Statistical histogram of (b) on the I axis, after data
points integrated with respect to the Q axis.
side with I larger than 0. For the excited state |1〉, the main Gaussian hump is on the left
side with I smaller than 0. For both |0〉 and |1〉, there are still scattered data points on
the other side of the threshold line. The readout fidelity of the ground (excited) state is
defined as the fraction of counted points with I larger (smaller) than 0 over Ctot, leading
to F 0qB ≈ 97.3% and F 1qB ≈ 90.3% in Fig. 1c. For the other qubit QA, the two readout
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fidelities are F 0qA ≈ 96.1% and F 1qA ≈ 93.1%. The readout fidelity for the excited state is
normally smaller than that for the ground state, mainly due to the qubit decay error in the
measurement process.
The BD1 board enables a multiplexed dispersive readout, in which readout pulses at
different frequencies can be multiplexed in the same readout line [26]. The readout signal
is finally demodulated to different channels, giving the qubit state result for each individual
qubit. In the current version, the FPGA algorithm in BD1 admits a simultaneous measure-
ment of eight qubits.
In the feedback control, a signal qubit is chosen to provide a feedback tag for the super-
conducting qubit system. By comparing each measured I with the threshold value, the qubit
state of the signal qubit is determined to be at the ground or excited state. Correspond-
ingly a feedback tag can be generated and transferred from the feedback transmit (TX) to
the receive (RX) channels of other FPGA boards (called control board). After receiving a
feedback tag, the control boards (BD2 and BD3) can output a conditional shaped pulse.
The DAC output is up-converted by the IQ mixer and another microwave source (LO2 with
f = 4.800 GHz) to the qubit transition frequency. The different feedback-tag-controlled
pulses are transferred through XY control lines to the corresponding qubits to implement a
conditional quantum gate. For example, if QA is designated as the signal qubit, the feedback-
tag-controlled output of BD2 is a feedback control on QA, and the similar output of BD3
is a feed-forward control on QB. The DAC output of BD2 and BD3 also provide pulses for
general qubit operations of QA and QB, respectively. With the integrated multi-boards and
ISA (see Appendix D), this scheme can be extended to a superconducting system with many
qubits, and multiple signal qubits can be chosen for the feedback control in each subgroup
of qubits.
The three boards and the microwave source are phase-locked to an external 10 MHz
clock. The timing between different boards are synchronized, with the time dependent pulse
sequence shown in the schematic diagram in Fig. 2. The feedback latency in the feedback
loop can be correspondingly determined. In all related time scales, τRO is the readout pulse
length and τGT is the pulse length of the conditional gate. These two scales are variable
parameters in the feedback loop. Starting from the readout pulse, there is a total delay in
the low-temperature analog devices and cables, τAO, before the signal returns to the ADC.
In Appendix C, we carefully explain other latencies of room-temperature electronics. The
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FIG. 2. Schematic diagram of the pulse sequence. From top to bottom are readout pulses, demod-
ulation windows and control pulses of the signal qubit QA and the target qubit QB. The sequence
is synchronized by a trigger signal.
latency τadc is introduced by the ADC, which is about 16 ns. The demodulation processing
takes a delay of τproc = 32 ns, determined by the clock period (4 ns) and number of flip-flops
used in the FPGA fabric. The latency τtag is measured to be 24 ns on the oscilloscope.
After receiving the feedback tag, there is another delay τdac (68 ns) before the conditional
gate pulse is sent out. We define a total delay for the room temperature electronics, τtot =
τadc + τproc + τtag + τdac, which is 140 ns in the current status. The optimized τtot enables a
fast feedback control in our setup.
III. RESULTS
The feedback control is first applied to reset a qubit to the ground state |0〉, which can
simply prove the realization of a feedback function [11]. The Xmon qubit QA is utilized for
this single-qubit experiment. The idle qubit is initially prepared at the excited state |1〉 with
a calibrated pi pulse. Afterwards a feedback-reset-gate is applied, which includes a dispersive
qubit state measurement and a conditional control pulse. If the qubit is measured to be
at the excited state, the conditional control is designated as a pi pulse to reset the qubit
to the ground state. If the qubit is measured to be at the ground state, the control gate
is instead designated as an empty sequence but waiting for the same time as the duration
8
(a) (b)
(c) (d)
0
0.5
1.0
1.5
-10 0 10
I [a.u.]
C
o
u
n
ts
 (
´
1
0
³)
Init.
0
0.5
1.0
1.5
-10 0 10
FB # 1
I [a.u.]
C
o
u
n
ts
 (
´
1
0
³)
0
0.5
1.0
1.5
-10 0 10
I [a.u.]
C
o
u
n
ts
 (
´
1
0
³)
FB # 2
0
0.5
1.0
1.5
-10 0 10
I [a.u.]
C
o
u
n
ts
 (
´
1
0
³)
FB # 3
FB # 4
FB # 5
FB # 6
1
FIG. 3. (a) The histogram of I signal for qubit QA initialized at the excited state |1〉. (b) The
histogram of I signal when qubit QA is reset to the ground state |0〉 by a feedback control. (c) The
histogram of I signal when qubit QA is further reset to |0〉 by the 2nd feedback control. (d) The
histogram of I signal when qubit QA is consecutively reset to |0〉 by multiple feedback controls.
of the pi pulse. Afterwards the qubit is measured again to check the effectiveness of the
feedback-reset-gate. The same procedure has been repeated for Ctot = 3 × 104 times. We
integrate the number of data points with respect to the Q axis and show the histograms of
I in Fig. 3. In Fig. 3(a), the main distribution of data points shows a hump with Gaussian
distribution on the left side, with I smaller than 0. The calculated ratio of the excited-state
probability is 93.0%. For the qubit-state measurement after the conditional feedback control,
most of the data points in Fig. 3(b) concentrate on the right side, also showing a hump with
Gaussian distribution. The main distribution of qubit state shifts from the left side to the
right side means that the initialized qubit (at excited state |1〉) is reset to the ground state
|0〉, by the conditional feedback control. In Fig. 3(b), a small hump can also be observed
on the left side with a probability of 6.3%. Compared to the initialized ground state, this
hump is a little bit higher [11]. The feedback function can be enabled consecutively for
multiple times [20, 21, 37]. After the 2nd measurement, we apply another conditional gate
based on the measurement result. Then a 3rd measurement is taken to check the result,
with the histogram of I shown in Fig. 3(c). Compared with Fig. 3(b), Fig. 3(c) shows a
similar distribution, but with the small hump on the left side depressed to a probability of
3.5% [11]. The similar feedback control has been repeated for six times, with the multiple
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FIG. 4. (a) After initialized at the superposition state (|0〉+ |1〉)/√2, the qubit QA is measured
with a quantum state tomography (QST), with the measured Bloch vector displayed as a single
point on the Bloch sphere. (b) With qubit QA consecutively frozen at the superposition state
(|0〉 + |1〉)/√2 by multiple feedback controls, the qubit state are measured by the QST and the
state fidelity are correspondingly calculated and displayed. (c) From the QST measurements, the
polar angle θ of the Bloch vector are extracted and displayed. (d) The azimuth angle φ of the
Bloch vector are extracted and displayed.
measurements shown in Fig. 3(d). The consecutive feedback controls lead to a steady state.
For the result with six feedback loops, the calculated ground state probability is 96.5%.
Reset the qubit to the ground state is a special application of the feedback control.
Because of the flexibility of the conditional gate, the feedback control can be applied to
prepare the qubit to any quantum state on the Bloch sphere [14]. The superposition state
(|0〉 + |1〉)/√2 is taken as an example. The qubit is initialized at Ψ = (|0〉 + |1〉)/√2 by a
pi/2 rotation around the y axis. Then the qubit is measured with a projective measurement.
If the qubit is projected to the ground (excited) state, a conditional pi/2 pulse around the y
(−y) axis encoded in the algorithm is applied in the feedback control. No matter what the
intermediate measurement result is, the qubit is brought back to the state (|0〉+ |1〉)/√2.
A quantum state tomography (QST) is applied to measure the state after the feedback
control (see Appendix A) [1, 38]. For any qubit state, a density matrix can be expanded as
ρ = 1/2(I + r · σ), where I and σ are the identity and pauli matrices. Determined with
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the QST measurement, the Bloch vector r = (x, y, z) can be depicted as a single point on
the Bloch sphere. In this experiment, the same procedure is repeated for Ctot = 1.5 × 104
times for every QST projection direction. As shown in Fig. 4(a), the Bloch vector of the
prepared state is plotted, which points to the x axis and is consistent with the expected
state of (|0〉 + |1〉)/√2. With Ψ the known ideal state, the fidelity of the prepared state
F = 〈Ψ|ρ|Ψ〉 is calculated to be 96.6%. Similar to the reset experiment, the qubit state can
be prepared to the designated state by consecutive feedback controls. All the intermediate
qubit-state readout is a projective measurement. After a finite times of conditional feedback
controls, the final qubit state is measured with a QST. For consecutive states, θ and φ of the
Bloch vector r are displayed in Fig. 4(c) and 4(d), respectively. The error of θ is all smaller
than 2.5◦ and the error of φ is all smaller than 1.5◦. As shown in Fig. 4(b), the fidelity of
consecutive state is all larger than 96%.
A feedback control applies a conditional gate to a qubit based on the measurement result
of the qubit itself. For a multi-qubit system, a feed-forward control can provide special
applications in the quantum information processing [12, 13]. To prove the feed-forward
function, we choose QA as a signal qubit, and QB as a target qubit. The feedback tag is
generated based on the projective measurement of the signal qubit. Then a feedback-tag-
controlled conditional pulse is issued to the target qubit. The two qubits are physically
separated by three qubits in the linear array. To ignore any residue interaction, the signal
qubit QA is biased away from the sweet point, at ωqA/2pi = 4.840 GHz. The frequency
difference between two qubits is increased to |ωqA − ωqB| = 240 MHz, and two qubits are
effectively decoupled from each other. At this operation point of QA, the energy relaxation
time T1 is 9.3 µs and the pure dephasing time T
∗
2 is 1.2 µs.
As a simple example, the signal qubit QA is initialized at (|0〉+ |1〉)/
√
2. The projective
measurement of the signal qubit is applied for the feed-froward control on the target qubit
QB, as shown in the schematic diagram in Fig. 5(a). In this experiment, the same procedure
has been repeated for Ctot = 1.5 × 104 times. For the initialized QA, there is a larger
probability of P0 = 52.2% for the detection of I signal larger than 0. Correspondingly the
probability of I signal smaller than 0 is P1 = 47.8%. For an ideal state of (|0〉 + |1〉)/
√
2,
there should be an equal probability of 50% for the qubit to be projected to the state of |0〉
and |1〉. After a measurement correction (see Appendix B), the corrected populations of QA
are P i0 = 50.8% and P
i
1 = 49.2%, close to the ideal equal probabilities. This result suggests
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FIG. 5. (a) Schematic diagram showing that the measurement of signal qubit is applied to
actuate a conditional pulse gate to the target qubit. With the signal qubit QA initialized at the
superposition state (|0〉+ |1〉)/√2, P0 (P1) is the measured probability of QA for I larger (smaller)
than 0. (b) With the target qubit QB initialized at the ground state |0〉, p0 (p1) is the measured
probability of QB for I larger (smaller) than 0. (c) The measured final probabilities of QB after
the feed-forward control is applied.
that the state preparation and measurement (SPAM) errors contribute to the main error.
For the target qubitQB, it is initialized at the ground state |0〉, with a measured histogram
shown in the bottom left panel in Fig. 5(b). For simplicity, we integrate the number of data
points in the IQ plane for I both smaller and larger than zero, and show two ratio bars
for the ground and excited state probabilities. The probability of I larger than 0 is 97.3%
for the initialized target qubit QB. For the feed-forward control, a pi (empty) pulse is
applied to QB if QA is measured to be at the excited (ground) state. Afterwards the qubit
state of QB is measured for checking the function of the feed-forward control. From an
ensemble measurement of the target qubit QB, its state probability is determined as shown
in the histogram in Fig. 5(c). With the signal qubit in the state of (|0〉 + |1〉)/√2, there is
approximately a 50% probability for the qubit to be pumped to the excited state. With a
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relative smaller ratio (P1 = 47.8%) for QA to be in the excited state, there is also a relative
smaller ratio (45.1%) for QB to be pumped to the excited state. The probability for QB to
be at |0〉 (|1〉) can be statistically calculated by p0f = p0P0 + p1P1 (p1f = p0P1 + p1P0), where
P0/P1 and p0/p1 are the initialized probabilities of QA and QB, respectively. The calculated
result is p0f = 52.1% and p
1
f = 47.9%. After a measurement correction (Appendix A), the
calculated result can be calibrated to p0f = 55.3% and p
1
f = 44.7%, close to the experimental
result of p0f = 54.9% and p
1
f = 45.1%.
For the random walk experiment, qubit QA is utilized as a signal qubit and prepared
at (|0〉 + |1〉)/√2. The projective measurement of this qubit produces a quantum random
number of 0 or 1, and a corresponding feedback tag to control the target qubit. The target
qubit QB is initially prepared at the ground state |0〉 (the north pole in the Bloch sphere).
Depending on the 1st measurement of the signal qubit, the feedback control is a conditional
pulse to rotate the target qubit away from the north pole. For the signal qubit measured
in the ground or excited state, we rotate QB around the y-axis or −y-axis with angle θ,
respectively. After the operation of Rθy or R
θ
−y, a collection of tomography pulses are further
applied for the QST measurement of QB. In the following experiment, the procedure is
repeated for Ctot = 1.5×104 times for each QST projection direction. Because we can record
each measurement result of the signal qubit, the measurement for the target qubit with Rθy
and Rθ−y rotations can be separately collected for the QST measurement. For an example
of θ = pi/8, the tomography result for the one-step random walk is shown in the Bloch
sphere in Fig. 6(a). Looking at the xz-plane from the −y-axis, the state vector is observed
to rotate to the right or left side of the north pole. In the right panel of Fig. 6(a), we show
both measured angles of the state vector in the QST. To distinguish the two random-walk
directions, the clockwise rotation is labeled with a positive angle while the anticlockwise
rotation is labeled with a negative angle. The measured angles slightly deviate from the
ideal value with an error of −0.32◦ and 0.36◦ for signal qubit at |0〉 and |1〉, respectively.
The percentage of the collected data in QST is also shown for the two vectors. There is a
relative larger ratio (52.9%) for the target qubit to rotate clockwise, due to the larger ratio
for signal qubit at |0〉 (without correction). The background grey bars are centered at ideal
angles, while the height of each grey bar is set to the corresponding experimental result.
To apply consecutive feed-forward controls for the multi-step random walk on the Bloch
sphere, the signal qubit is simultaneously frozen at (|0〉+ |1〉)/√2 by a feedback control at
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FIG. 6. (a) QST result of the one-step random walk of the target qubit, which is drawn as data
points of state vectors on the xz-plane of the bloch-sphere. In the right panel, the polar angles
of clockwise and anticlockwise rotations of the random walk are shown by the blue and red bars,
respectively. The grey bars are centered at ideal angles. The height of both colored bars and grey
bars is the percentage of collected data in corresponding QST measurement. (b) QST result of the
two-step random walk of the target qubit. (c) QST result of the three-step random walk of the
target qubit.
each step. After the 1st measurement of the signal qubit, the target qubit is rotated clockwise
or anticlockwise, with an angle of θ = pi/8 or θ = −pi/8. After the 2nd measurement of
the signal qubit, the target qubit is assigned to rotate again depending on the feedback
tag, no matter how the 1st-step rotation evolves. The target qubit is then appended with
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tomography pulses for the final-state determination. Here the feedback measurement can
be collected to four groups {00, 01, 10, 11}, with the two numbers representing the 1st and
2nd measurement results of the signal qubit. For each group of ensemble measurement, the
tomography result is collected for extracting the final state on the Bloch sphere, as shown
in Fig. 6(b). If a reversed walk is involved, the qubit is rotated back to be close to the
north pole, as shown for the two vectors related with {01} and {10}. In the right panel
of Fig. 6(b), we present measured angles of state vectors and corresponding percentages of
collected data for the two-step random walk. For signal qubit at state of {00} and {11}, the
measured angles deviate from the ideal value with an error of −3.0◦ and 3.6◦, respectively.
For groups of {01} and {10}, a small difference happens between the percentages of two
vectors, due to the slight variation of probabilities for consecutive prepared state of the
signal qubit. The height of the central grey bar is set to the addition of two percentages. A
three-step random walk is similarly actuated by the simultaneous feedback and feed-forward
control, with the results shown in Fig. 6(c). For groups of {000} and {111}, the measured
angles deviate from ideal values with an error of −7.0◦ and 7.6◦, respectively. Compared
with angles related wtih {00} and {11} in the two-step random walk, and angles related
with {0} and {1} in the one-step random walk, the angle error increases with the number
of walk steps, which is found to be related with the qubit decay and dephasing in the
simulation analysis (see Appendix E). For groups of {001}, {010} and {010}, state vectors
share similar vector angles around θ = pi/8, and the height of the grey bar is set to the
addition of three percentages. The similar behavior happens for groups of {101}, {011} and
{110}. The measured random walk of target qubit on the Bloch sphere proves both the
realization of consecutive feedback/feed-forward control and the precise quantum control in
our superconducting multi-qubit system.
IV. SUMMARY
We develop a fast FPGA-based feedback control system, with the latency of room-
temperature electronics optimized to 140 ns. The function of feedback control is proved
by resetting the qubit to the ground state and preparing the qubit to a designated super-
position state with high-fidelity. In two-qubit experiments, projective measurement of the
signal qubit provides a feed-forward control to the target qubit. The consecutive and simul-
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taneous feedback and feed-forward control enables a random walk of the target qubit on the
Bloch sphere. Our experiment is a conceptually simple benchmark for the feedback control,
the realization of which proves that the control system is appropriate for a multi-qubit ex-
periment. Furthermore, the hardware and ISA can be expanded to more complex feedback
applications, such as the hardware accelerator of error correction code and the compiler of
high level quantum language.
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Appendix A: Quantum State Tomography (QST) Measurement
To fully determine the quantum state of a two-level qubit, we need to realize the quantum
state tomography (QST) measurement. The density matrix of either a pure or mixed state
can be expanded as ρ = 1
2
(I + xσx + yσy + zσz), with I = |0〉〈0|+|1〉〈1|. We introduce three
Pauli operators, σx = |0〉〈1|+|1〉〈0|, σy = −i|0〉〈1|+i|1〉〈0|, and σz = |0〉〈0|−|1〉〈1|, based on
which a vector of Pauli operators is represented by σ = (σx, σy, σz). The three projections,
x, y and z along the three directions, determine a vector, r = (x, y, z), which is named as the
Bloch vector. The z-projection, z = P0−P1, is extracted from a projective measurement of
the qubit probability. To extract the x-projection, we rotate the quantum state by an angle of
−pi/2 around the y-axis and the density matrix is changed to be ρ′ = Uy(−pi/2)ρU+y (−pi/2),
where Uζ(θ) = exp[−iθσζ/2] is an unitary operator for a rotation angle of θ around the
ζ(= x, y, z)-axis. Experimentally, the Uζ(θ) gate is realized by a calibrated pulse with the
frequency ω10. The rotated density matrix is then given by ρ
′ = (I2 − zσx + yσy + xσz)/2.
The population measurement determines the x-projection, x = P ′0−P ′1, where P ′0 and P ′1 are
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the populations of the ground and excited states in the rotated density matrix. In practice,
the Uy(pi/2) gate is also applied for the measurement and the x-projection is averaged from
the results under the operations of the Uy(pi/2) and Uy(−pi/2) gates. The y-projection is
similarly obtained using the operations of the Ux(pi/2) and Ux(−pi/2) gates.
Appendix B: Measurement Correction
From the readout fidelity measured for both ground (F0) and excited (F1) state, we could
observe that the measured population probabilities (Pm) are often different from the ideal
result (P i). The relation between the ideal and measured populations can be expressed as Pm0
Pm1
 =
 F0 1− F1
1− F0 F1
 P i0
P i1
 , (B1)
from which the ideal populations can be calibrated from measured population probabilities.
Appendix C: Latency of Electronics
FPGA logic latency. The digital circuit is designed on a Xilinx Kintex-7 (XC7K325T)
field-programmable-gate-array (FPGA). We use SystemVerilog language to describe the dig-
ital circuit and use the Xilinx Vivado Design Suite R© to simulate, synthesize and finally im-
plement the design on FPGA [39]. Data path logic for all the FPGA design runs at 250 MHz
clock frequency, leading to a 4 ns latency for each flip-flop. This flip-flop latency is relatively
shorter than that of other FPGA chips, such as Xilinx Virtex-4 and Virtex-6 [19, 20].
We include both signal detection and waveform generation in the multi-board feedback
control system. For the measure board, one FPGA chip is integrated with two digital-
to-analog-converters (DACs) and two analog-to-digital-converters (ADCs). For the control
board, one FPGA chip is integrated with four digital-to-analog-converters (DACs).
The DAC actuate latency is the time for FPGA to send digital waveform to the DAC
card after it receives the trigger signal. A block diagram of the corresponding data path is
shown in Fig. 7. The control pulse waveform is stored in Block Random Access Memories
(BRAMs) of the FPGA, the read address of which can be determined by a feedback signal.
One sample of digital waveform is readout from the BRAM every clock cycle (4 ns) and then
streamed to the DAC. We parallelize BRAMs as 4 paths to achieve the total throughput of
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FIG. 7. A block diagram of data path for FPGA to send digital waveform to the DAC card.
1 GSPS, which matches the sampling rate of DAC. Signal delay of the BRAM output is a
critical path, thus we insert a flip-flop after the output data of BRAM to pipeline the data
path. Because of the similar reason, we insert a flip-flop both after the address counter and
after the data reshape logic. With the oserdes [40] module introducing one more clock cycle,
the total DAC actuate latency is 6× 4 = 24 ns.
For the analog-to-digital-converter (ADC) signal processing latency, the block diagram
of the data path is shown in Fig. 8. The path is composed of three parts, the ADC input
pre-processing, the measure signal demodulation, and the state discrimination. In the first
part, two channels of ADC output enter the FPGA. Each ADC has a resolution of 8 bits,
working at a conversion rate of 1 GSPS. Correspondingly the ADC presents 2 adjacent
digitized samples (16 bits) to the FPGA pad every 2 ns. With the data path clocked every
4 ns, we use Xilinxs input-double-data-rate (IDDR) primitive [40] to register the ADC data
twice every clock cycle. The DDR module is configured as the SAME EDGE PIPELINED
mode. In this mode, it outputs pairs D1 and D2 to the FPGA logic at the same clock edge,
with a delay of 2 clock cycles relative to the input [40]. For every clock cycle, D1 is the first
2 ns samples data and D2 the second 2 ns samples data. To simplify the logic design, 2 ns
samples are adjacently summed up to a 9-bit data. Here we halve the ADC sampling rate
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FIG. 8. A block diagram of data path for FPGA to measure signal modulation and make state
discrimination.
without losing much useful information, because the ADC input signal is within the cutoff
frequency of 250 MHz of the ADC anti-aliasing filter. The summed 9-bit data is flip-floped
before going to the next stage.
The following stage of demodulation works in several independent and parallel channels.
The number of channels that can be implemented is limited by the available FPGA resource,
especially the DSP48E1 slice [41]. In our current design, we implement eight qubit channels,
with each channel discriminating one qubit state and generating one feedback tag. For the
signal demodulation, the digital signal Vin[tn] = Iin[tn]+iQin[tn] is multiplied with a reference
signal, summed and accumulated for a window of N clock cycles for the final demodulation
result. The complex output signal is
V˜out = I˜out + iQ˜out
=
N∑
n=1
(Iin[tn] + iQin[tn])× (cos[ωrtn] + isin[ωrtn])
=
N∑
n=1
(Iin[tn]cos[ωrtn]−Qin[tn]sin[ωrtn]) + i (Iin[tn]sin[ωrtn] +Qin[tn]cos[ωrtn]) ,
(C1)
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in which ωr is the reference frequency. Each ωr is determined by the readout resonator
of corresponding qubit. In the demodulation processing, both the real and imaginary part
are implemented, with the final result V˜out denoted as a single point in the complex IQ
plane. The phase information of V˜out can be adjusted by introducing an extra phase shift in
either the readout pulse or the reference signal. Correspondingly the connection line of the
qubit state hump centers can be rotated to be horizontal in the IQ plane. Then the real
part of the demodulation result can be used to discriminate the qubit state and generate a
feedback tag. For simplicity, the block diagram in Fig. 8 only shows the real part processing.
Four flip-flops introduce 4 clock cycles of latency in the demodulation stage. In the third
part, the accumulated Iout component is compared to the feedback threshold and a feedback
tag is generated, with one extra flip-flop. The total ADC signal processing latency is then
τproc = 8 × 4 = 32 ns. Note that the threshold is pre-loaded to the FPGA from the host
computer, and eight different thresholds can be set for different qubit channels.
We also apply a waveform record module for timing analysis. The input signal is similarly
through the DDR as in the ADC signal demodulation logic. Afterwards the record function
is triggered by the synchronous start signal. The ADC input signal is written to the SRAM
after 3 clock cycles, with a latency of 12 ns. Using this module, we can experimentally
measure the delay of the qubit readout chain. When including the wiring in the DR, the total
chain delay is 160 ns. Bypassing the long microwave coax lines in the dilution refrigerator,
the total chain delay or the homemade electronics delay is measured to be 96 ns.
Inter board communication latency. In the multi-qubit feedback control system, the
measure board generates feedback tags, 1 or 0, based on the discriminated qubit state. In our
current design, tags from 8 parallel channels are encapsulated to a packet and transmitted to
other control boards (BD2, BD3) through the tag transmission logic. Ethernet cable is used
as the physical channel between the measure board and the control board. The cable includes
both the forward and receive lines, and tags are sent in the direction from the measure board
to the control board. The channel width is thus 2 in one ethernet cable, meaning a two-bit
data can be transferred simultaneously. The feedback tag packet is designed as the following
format,
1 Qubit1 Qubit3 Qubit5 Qubit7
1 Qubit2 Qubit4 Qubit6 Qubit8
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FIG. 9. A block diagram of data path for the inter board communication.
in which two rows represent parallel lines of the two-bit data. The first column of 2 bits is
the head of the tag packet, indicating the beginning of the tag communication. The two-bit
head of packet brings one clock cycle before the control board receives the tag. The following
bits include tag results of different qubits. If only some of the eight channels are utilized, a
default tag value of 1 is set for all unused channels.
Experimentally, we choose a cable whose length is 1.5 m. With a propagation of 0.6 times
the speed of light, the signal delay in the ethernet cable is 8.3 ns. We also estimate a delay
of about 8 ns on the PCB trace and the pad to flip-flop delay inside of the FPGA. In the
FPGA design, we route the tag output of the measure board (the output of flip-flop A in
Fig. 9) to an output pin of the FPGA (labeled O1). We also route the flip-flopped tag input
(the output of flip-flop B in Fig. 9) to its FPGA’s output pin (labeled O2). We probe the
two signals at O1 and O2 using an oscilloscope to measure the delay of a tag packet, which
is around 20 ns and close to the wiring delay plus one flip-flop delay. Including an extra
cycle of packet head, the total latency of feedback tag communication is then τtag =24 ns.
Digital/Analog conversion latency. The digital to analog conversion latency is de-
fined as the interval between FPGA sending out the digital waveform data and the DAC
daughter card outputting the base-band waveform to the IQ mixer. Similarly, the analog to
digital conversion latency is the interval between ADC daughter card receiving the readout
waveform and the FPGA receiving the digitized waveform data. Both the DAC and ADC
latency are mainly determined by the DAC and ADC chip we selected.
We measure the delay of τdac = 68 ns with an oscilloscope. It is the time elapsed from
the start trigger of the board to the first point of the signal at the input of its IQ mixer.
21
Three parts contribute to the DAC latency τdac. One is the internal latency of the DAC
chip. From the data sheet of AD9736 chip [42], the analog output changes (35 + 4 = 39)
clock cycles (1 ns/cycle) after the input data changes, in which the 4 clock cycles is the
internal first-in-first-out (FIFO) latency we set. The second is the DAC actuate latency 24
ns, coming from the total pipeline stages of our customized FPGA logic as shown in Fig. 7.
The rest latency is 68 − 39 − 24 = 5 ns, which is expected due to the off-chip PCB trace
and other small components.
The ADC pipeline delay is the number of clock cycles needed for analog to digital conver-
sion. In the datasheet of ADC081000 chip [43], this delay is 8 ns if working at the sampling
rate of 1 GSPS. There is another 2.7 ns delay for digital data going out of the ADC chip [43].
Experimentally, we actuate a square pulse and trigger the measure board to record it to the
BRAM in FPGA, using the waveform record module of the measure board. The timing
lag of the recorded square pulse is measured to be 96 ns, which indicates the base-band
loop back time. This lag is composed of τdac, measure pulse recording latency (12 ns), the
internal latency of the ADC chip, and the off-chip signal delay of the ADC card. We can
estimate the off-chip signal delay as 96 − 68 − 12 − 8 − 2.7 = 5.3 ns. The ADC latency is
correspondingly estimated to be τadc = 8 + 2.7 + 5.3 = 16 ns. The total feedback latency
of room-temperature electronics is then τtot = τadc + τproc + τtag + τdac = 140 ns. In the
future the latency can be further improved by dealing with different parts, such as choosing
DAC/ADC chips with better specifications. We can also choose system-on-chip (SoC) that
further integrate hardware components like the FPGA, DAC, ADC, and filter on a single
chip.
Appendix D: Board Programming Model
Board programming model is also critical in the feedback control system. In Ref. [23],
the authors combine the codeword-triggered pulse generation and queue-based event timing
control to a centralized quantum control box. Similarly, C. A. Ryan et al. use the super-
scalar architecture and dispatch instructions to different working engines [17]. In our work
we adopt a different strategy and define a measure/control instructions set architecture
(ISA) for the deployment of quantum feedback tasks.
This ISA includes multiple instructions executed by multiple boards, and it directly
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handles the pulse streaming and digital signal processing in measurement. For a new exper-
iment, digital pulse waveforms and all instructions are loaded to each board from the host
computer. The host also loads control information to the registers of each FPGA, such as,
8-qubit channels threshold of measure board, the tag select number of control board. Each
board starts to execute its instructions after receiving the synchronous trigger signal.
A measure instruction contains the information for the qubit demodulation as below.
Channel mask[7:0] Repetition[3:0] Delay[15:0] Length[7:0]
Channel mask is 8 bits and each bit enables a qubit demodulation channel. Repetition
is the number of consecutive feedbacks. Delay is the number of cycles delayed before the
demodulation (see Fig. 2). Length is the number of cycles of the demodulation window.
A control instruction for one board contains the information to generate the control pulse.
Opcode[3:0] Index0[7:0] Index1[7:0] Address0[19:0] Address1[19:0]
Opcode directs the type of instructions. If op = 0, the board will terminate the execution
of the instruction. If op = 1, when the current item is completed, the board will execute the
next instruction. If op = 2, when the current item is completed, the board will jump to the
instruction at index0. If op = 3, when the current item is completed, the board will jump to
the instruction conditioned on the received feedback tag. The tag for the next instruction
must be valid before the current instruction finishes. Index0 and index1 are the address of
next instruction, conditioned on the tag. Address0 and address1 determine the segment of
waveform in the BRAM, with the digital waveform sequence starts from address0 and ends
at address1.
This ISA is reduced to basic functions of reading the pulse waveform and demodulation
reference from the main memory, which brings flexibilities and several advantages. First,
because the timing scheduling is set by the host computer, we can interleave instructions for
fine-grained gate timing optimization in feedback. In contrast, the centralized superscalar
architecture suffers great timing cost in the feedback trigger synchronization (210 ns) and
address jumping (53 ns) [17]. Second, with the pulse waveform and measure reference pre-
loaded to each board, we can reuse the memory by only loading new gates for the next
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task, which greatly reduces the host-board communication. Third, runtime variables can
be set on the fly by the host computer. This feature can be very useful when adaptively
calibrating the multi-qubit system, e.g., the adjust of feedback threshold. In general, the ISA
naturally supports the feedback/feed-forward control with multiple signal qubit and multiple
target qubit. On the other hand, this ISA mimics features of a traditional computer model,
like memory operation, branching, MIMD (multiple instruction, multiple data), therefore
it is promising to integrate the ISA with classical processors. In the future, more complex
functions can be built upon this ISA, such as the compiler of quantum feedback program,
hardware accelerator of the error correction code and quantum feedback runtime.
Appendix E: Simulation of the random walk result
We numerically simulate the target qubit’s random walk result, using the master equation,
ρ˙(t) = − i
~
[H(t), ρ(t)] +
∑
n
1
2
[2Cnρ(t)C
+
n − ρ(t)C+n Cn − C+n Cnρ(t)], (E1)
in which Cn =
√
γnAn are coupling terms through which the system couples to the environ-
ment. An are the Lindblad operators and γn are the corresponding rates. For Xmon-type
qubits, system-environment coupling is related with two independent channels, character-
ized by the relaxation term A1 = |0〉〈1| and pure dephasing term A2 = |1〉〈1|, with γ1 = 1T1
and γ2 =
2
T ∗2
, respectively.
When we simulate the random walk with infinite T1 and T
∗
2 , the rotation angle θ of the
target qubit is almost the same as the ideal values. When parameters are set as T1 = 19
µS and T ∗2 = 33 µS, the simulation result reproduces a deviation of rotation angle of the
target qubit away from ideal values (not shown), with the same tendency as that in the
experimental data. However, a remaining difference exists between the experimental and
simulation result. Here we mention a technical detail in the experimental process. During
the random walk process of the target qubit, the measurement of signal qubit is found to
induce an ac-Stark shift of the target qubit [8, 21, 44], represented by a small detuning of
∼ 0.05 MHz (or 15 degree phase shift per step). A square-shaped Z-pulse is applied to the
target qubit to compensate this phase offset before the next step. We suspect that the signal
qubit’s readout pulse may account for a larger pure dephasing rate of the target qubit. After
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FIG. 10. Comparison between the experimental data and numerical simulation of target qubit
rotation angles. From left to right, the three panels represent results of the one-step, two-steps
and three-steps random walk process. The horizontal axis labels different groups classified by the
measurement of signal qubit.
adjusting the parameter T ∗2 , we found the simulation with T1 = 19 µS and T
∗
2 = 9 µS is well
consistent with the experimental data, as shown in Fig. 10. This simulation result indicates
that the qubit decay and dephasing induce the deviation of the roation angle away from
ideal values.
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